



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/043,458	01/09/2002	Chin-Chi Teng	SILI 2282	6473

7812 7590 03/24/2003

SMITH-HILL AND BEDELL
12670 N W BARNES ROAD
SUITE 104
PORTLAND, OR 97229

EXAMINER

WHITMORE, STACY

ART UNIT

PAPER NUMBER

2812

DATE MAILED: 03/24/2003

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	10/043,458	TENG ET AL.	
	Examiner	Art Unit	
	Stacy A Whitmore	2812	

-- Th MAILING DATE of this communication appears on th cover sh et with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) ☒ Responsive to communication(s) filed on 09 January 2002.

2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.

3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) ☒ Claim(s) 1-24 is/are pending in the application.

4a) Of the above claim(s) 16-24 is/are withdrawn from consideration.

5) ☐ Claim(s) _____ is/are allowed.

6) ☒ Claim(s) 1-15 is/are rejected.

7) ☐ Claim(s) _____ is/are objected to.

8) ☒ Claim(s) 1-24 are subject to restriction and/or election requirement.

Application Papers

9) ☐ The specification is objected to by the Examiner.

10) ☒ The drawing(s) filed on 1/9/02 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

11) ☐ The proposed drawing correction filed on _____ is: a) ☐ approved b) ☐ disapproved by the Examiner.

If approved, corrected drawings are required in reply to this Office action.

12) ☐ The oath or declaration is objected to by the Examiner.

Priority under 35 U.S.C. §§ 119 and 120

13) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) ☐ All b) ☐ Some * c) ☐ None of:

1. ☐ Certified copies of the priority documents have been received.

2. ☐ Certified copies of the priority documents have been received in Application No. _____.

3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

14) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).

a) ☐ The translation of the foreign language provisional application has been received.

15) ☐ Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.

Attachment(s)

1) <input type="checkbox"/> Notice of References Cited (PTO-892) 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____	4) <input type="checkbox"/> Interview Summary (PTO-413) Paper No(s). _____ 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) 6) <input type="checkbox"/> Other: _____
--	---

DETAILED ACTION

Election/Restrictions

1. Restriction to one of the following inventions is required under 35 U.S.C. 121:
 - I. Claims 1-15, drawn to a system for synthesizing clock tree circuits, classified in class 716, subclass 18.
 - II. Claims 16-24, drawn to a system for optimizing a layout for partitioned circuits for place and routing, classified in class 716, subclass 2.

The inventions are distinct, each from the other because of the following reasons:

Inventions I and II are related as combination and subcombination. Inventions in this relationship are distinct if it can be shown that (1) the combination as claimed does not require the particulars of the subcombination as claimed for patentability, and (2) that the subcombination has utility by itself or in other combinations (MPEP § 806.05(c)). In the instant case, the combination as claimed does not require the particulars of the subcombination as claimed because Group I, claims 1-15 do not require the generation of separate layouts for each level. The subcombination has separate utility such as a system for optimizing a layout for partitioned circuits for place and routing.

2. Because these inventions are distinct for the reasons given above and have acquired a separate status in the art as shown by their different classification, restriction for examination purposes as indicated is proper.
3. During a telephone conversation with Dan Bedell on March 18, 2003 a provisional election was made without traverse to prosecute the invention of Group I, claims 1-15. Affirmation of this election must be made by applicant in replying to this Office action. Claims 16-24 are withdrawn from further consideration by the examiner, 37 CFR 1.142(b), as being drawn to a non-elected invention.
4. Applicant is reminded that upon the cancellation of claims to a non-elected invention, the inventorship must be amended in compliance with 37 CFR 1.48(b) if one or more of the currently named inventors is no longer an inventor of at least one claim

Art Unit: 2812

remaining in the application. Any amendment of inventorship must be accompanied by a request under 37 CFR 1.48(b) and by the fee required under 37 CFR 1.17(i).

Claim Objections

5. Claim 8 is objected to under 37 CFR 1.75(c), as being of improper dependent form for failing to further limit the subject matter of a previous claim. Applicant is required to cancel the claim(s), or amend the claim(s) to place the claim(s) in proper dependent form, or rewrite the claim(s) in independent form.

I. In claim 8, the "adjusting of at least one of" does not further limit "adjusting all of the following" as claimed in claim 6.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

Art Unit: 2812

6. Claims 1-5, and 9-13 are rejected under 35 U.S.C. 102(e) and 102(a) as being anticipated by Graef (US Patent 6,305,001).

7. As for claims 1 and 9, Graef taught the invention substantially as claimed, including

A method and computer-readable media containing a program which, when read and executed by a computer, causes the computer to synthesize a clock tree for a partitioned integrated circuit (IC) layout comprising a plurality of base level partitions and a top level partition each occupying a separate area of a semiconductor substrate, wherein the base level partitions comprise syncs to be clocked by edges of a clock signal applied to an entry node within the area occupied by the top level partition [abstract; col. 9, lines 11-32; col. 10, lines 11-28; col. 11, lines 6-9; col. 12, lines 6-56; fig.'s 6-7, and 9-10], the computer-readable media comprising:

first computer instructions for causing the computer to separately synthesize a plurality of independently balanced subtrees, each subtree corresponding to a separate base level partition and comprising a start point at a perimeter of the area occupied by that base level partition and a network of buffers and signal paths for conveying a clock signal edge from the start point to each sync included within that area [abstract; col. 9, lines 11-32; col. 10, lines 11-28; col. 11, lines 6-9; col. 12, lines 6-56; fig.'s 6-7, and 9-10]; and

second computer instructions for causing the computer to synthesize a top level portion of the clock tree for conveying the clock signal from the entry point to the start point of each synthesized subtree [abstract; col. 9, lines 11-32; col. 10, lines 11-28; col. 11, lines 6-9; col. 12, lines 6-56; fig.'s 6-7, and 9-10].

8. As for claims 2 and 10, Graef further taught

wherein each subtree has an average clock signal path delay that is an average of clock signal path delays between the subtree's start point and all syncs within the

Art Unit: 2812

corresponding base level partition [fig. 7; col. 10; and fig. 9, clock distribution networks each have average clock delay of $\phi_{1,2,3}$; col. 13, line 46 – col. 14, line 37], wherein at least two of the subtrees have substantially dissimilar average clock signal path delays [fig. 7; col. 10; and fig. 9, clock distribution networks each have average clock delay of $\phi_{1,2,3}$ which is different in each network; and col. 13, line 46 – col. 14, line 37], and

wherein path delays of paths within the top level portion of the clock tree linking the entry node to the start point of each subtree compensate for differences in average path delays of the subtrees so as to substantially equalize clock signal path delays between the entry point and all syncs [fig. 7; col. 10; and fig. 9, clock distribution networks each have average clock delay of $\phi_{1,2,3}$; col. 13, line 46 – col. 14, line 37],

wherein at least two of the subtrees have substantially dissimilar average clock signal path delays [fig. 7; col. 10; and fig. 9, clock distribution networks each have average clock delay of $\phi_{1,2,3}$ which is different in each network; and col. 13, line 46 – col. 14, line 37].

9. As for claims 3 and 11, Graef further taught

wherein instructions for causing the computer to synthesize a balanced subtree of the clock tree for the top level partition for delivering the clock signal from a start point within the area of the substrate occupied by the top level partition to each sync included within the top level partition [col. 13, line 46 – col. 15, line 40; fig. 9];

wherein the synthesized top level portion of the clock tree also conveys the clock signal from the entry point to the start point of the synthesized subtree for the top level partition [col. 13, line 46 – col. 15, line 40; fig. 9].

10. As for claims 4 and 12, Graef further taught wherein the subtrees have substantially differing average clock signal path delays, each subtree's average clock signal path delay being defined as an average of clock signal path delays between that

Art Unit: 2812

subtree's starting point and all syncs within the corresponding base level partition, and wherein the second computer instructions comprises:

- computer instructions for causing the computer to select a first base level partition and a second base level partition from among the plurality of base level partitions,

- computer instructions for causing the computer to synthesize a first signal path linking the start point of the subtree of first base level partition to a first node within the level partition, and

- computer instructions for causing the computer to synthesize a second signal path linking the start point of the subtree of the second base level partition to the first node,

- wherein the first and second signal paths provide substantially differing path delays between the first node and the start points of the subtrees of the first and second partitions to compensate for the substantially differing average clock signal path delay of the subtrees of the first and second base level partitions so that a clock signal edge departing the first node will arrive at each sync within the first and second base level partitions at substantially the same time [col. 13, line 46 – col. 15, line 40; fig. 9; especially col. 13, lines 50-54].

11. As for claims 5 and 13, Graef further taught wherein the second instructions cause the, computer to adjust path delays of the first and second signal paths to compensate for the substantially differing clock signal path delays of the subtrees of the first and second partitions by adjusting at least one of the following: a number of buffers included in the paths, a size of at least one buffer included in the path, a position of at least one buffer included in the path, and a position of the selected node relative to the start points of the first and second trees [col. 3, lines 39-67; col. 15, lines 1-42].

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

12. Claims 6-8, and 14-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Graef (US Patent 6,305,001) in view of Minami, "Clock tree synthesis based on RC delay balancing".

13. As for claims 6 and 14, Graef disclosed adjusting path delays by the number of buffers included in the paths [see as cited in the rejection of claims 5 and 13 above].

Graef did not specifically disclose all of the following: a number of buffers included in the paths, a size of at least one buffer included in the path, a position of at least one buffer included in the path, and a position of the selected node relative to the start points of the first and second trees.

Minami disclosed adjusting a position of at least one buffer included in the path, and a position of the selected node relative to the start points of the first and second trees.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the teachings of Graef and Minami because both Graef and Minami disclose the adjusting of clock skew in paths and the addition of Minami's adjusting position and of a buffer and position of a node would have improved Graef's

Art Unit: 2812

system by adding more alternatives for adjusting clock signal path delays of subtrees thereby giving more ways to reduce clock skew.

Graef in view of Minami did not disclose adjusting the size of at least one buffer included in the path.

“Official Notice” is taken that both the concepts and advantages of adjusting the size of a buffer in a path are well known and expected in the art. It would have been obvious to one of ordinary skill in the art at the time the invention was made to include an adjustment of a buffer size in the system of Graef in view of Minami because adjusting the buffer size would have improved Graef in view of Minami’s system by compensating for drive strength in circuit paths with large numbers of components.

14. As for claims 7 and 8, Graef in view of Minami disclosed the invention substantially as claimed, including computer instructions for causing the computer to select a third base level partition from among the plurality of base level partitions, computer instructions for causing the computer to synthesize a third signal path linking the first node to a second node within the top level partition, and computer instructions for causing the computer to synthesize a fourth signal path linking the subtree of the third base level partition to the second node, wherein the third and fourth signal paths provide substantially differing path delays to compensate for substantially differing average clock signal path delays of the subtrees of the first, second and third partitions so that a clock signal edge departing the second node will arrive at each sync within the first, second and third partitions at substantially the same time [col. 13, line 46 – col. 15, line 40; fig. 9; especially col. 13, lines 50-54].

15. As for claim 8, Graef further disclosed wherein the second instructions cause the computer to adjust path delays of the first and second signal paths to compensate for the substantially differing clock signal path delays of the subtrees of the first and second partitions by adjusting at least one of the following: a number of buffers included in the

Art Unit: 2812

paths, a size of at least one buffer included in the path, a position of at least one buffer included in the path, and a position of the selected node relative to the start points of the first and second trees [col. 3, lines 39-67; col. 15, lines 1-42].

16. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stacy A Whitmore whose telephone number is (703) 305-0565. The examiner can normally be reached on Monday-Thursday, alternate Friday 6:30am - 4:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John Niebling can be reached on (703) 308-3325. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7724 for regular communications and (703) 308-7724 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Stacy A Whitmore

Patent Examiner

Art Unit 2812



SAW

March 18, 2003